|
Procedural generation of the seL4 API
|
|
8
|
411
|
February 26, 2020
|
|
Running sel4test on the pinebook pro (rockpro64)
|
|
0
|
236
|
February 24, 2020
|
|
Why does the CLH lock not use GCC for ARM atomics?
|
|
3
|
122
|
July 29, 2019
|
|
Should the CLH lock respect priorities?
|
|
2
|
121
|
July 24, 2019
|
|
Suggestion: move L1_CACHE_LINE_SIZE definition
|
|
2
|
128
|
July 1, 2019
|
|
Why is CancelBadgedSends not an invocation on an Endpoint?
|
|
9
|
148
|
May 9, 2019
|
|
Is a userspace POSIX layer practical?
|
|
3
|
417
|
May 7, 2019
|
|
Why can seL4_IRQControl not be copied?
|
|
3
|
140
|
April 26, 2019
|
|
Should the KernelHaveFPU/CONFIG_HAVE_FPU seL4 configuration option be replaced with architecture specific ones?
|
|
0
|
106
|
April 8, 2019
|
|
How can I port seL4 to a new ARM hardware platform?
|
|
2
|
176
|
February 27, 2019
|
|
Why are the kernel idle threads TCB objects?
|
|
6
|
165
|
February 27, 2019
|
|
Why do CNodes have guard bits?
|
|
6
|
161
|
January 25, 2019
|
|
Why does seL4_TCB_CopyRegisters exist?
|
|
1
|
107
|
January 14, 2019
|
|
MCS (mixed-criticality systems) kernel
|
|
0
|
136
|
January 3, 2019
|
|
How do I add a new device driver to seL4?
|
|
0
|
217
|
January 3, 2019
|
